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In the shallow sub-threshold regime, fault-tolerant quantum computation requires a tremendous
amount of qubits. In this paper, we study the error correction in the deep sub-threshold regime. We
estimate the physical error rate for achieving the logical error rates of 10−6− 10−15 using few-qubit
codes, i.e. short repetition codes, small surface codes and the Steane code. Error correction circuits
that are efficient for biased error channels are identified. Using the Steane code, when error channels
are biased with a ratio of 10−3, the logical error rate of 10−15 can be achieved with the physical
error rate of 10−5, which is much higher than the physical error rate of 10−9 for depolarising errors.
I. INTRODUCTION
Quantum computation has the capability to solve
problems that are intractable in the conventional
paradigm. The unique properties of quantum compu-
tation allow us to find quantum algorithms that are su-
perior to classical ones, such as factorisation, search and
quantum simulation algorithms [1]. Many quantum com-
putation applications rely on the accurate manipulation
of highly-entangled multi-qubit quantum states. For in-
stance, solving the factorisation problem on the code-
breaking scale requires an error rate of . 10−12 per log-
ical quantum gate [2, 3]. Quantum error correction is
a promising approach to the high-fidelity quantum com-
putation. Taking the surface code as an example, by en-
coding the logical information in a two-dimensional array
of qubits, the probability of a logical fault decreases ex-
ponentially with the array size when the physical error
rate is lower than the threshold of ∼ 1% [4, 5]. Qubit
initialisation, measurement, single-qubit and two-qubit
quantum gates with sub-threshold error rates have been
demonstrated with superconducting qubits and trapped
ions [6–8]. Given a quantum processor with sufficient
qubits operated in the sub-threshold regime, we can im-
plement any quantum algorithm with an adequately high
fidelity.
Quantum error correction is costly in the shallow sub-
threshold regime. When the physical error rate is not
adequately lower than the threshold, we need thousands
of physical qubits for encoding one surface-code logi-
cal qubit, in order to achieve the logical error rate of
10−12 − 10−15 [9]. In recent years, rapid progress has
been made in experiments. The qubit number and gate
fidelity have been greatly improved [10], which promote
the research of practical applications on intermediate-
scale quantum computers in near term. Networked archi-
tectures can help to scale up the fault-tolerant quantum
computer by connecting small processors using entan-
glement generation and distillation in addition to varies
codes and error models [11–13]. Besides the increment in
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FIG. 1. The logical error rate for varies codes and error
models. In the parity check repetition, the encoding is not
used, and errors are detected by repeating the two-qubit par-
ity check measurements. The code distance of the repeti-
tion code is smaller than 22. For the error model, depol, 1-c
and 3-c represent the depolarising error model, the 1-channel
dominant model and 3-channel dominant model, respectively.
η = /p, is the bias ratio between the error rate of dominant
errors p and the error rate of other errors .
the qubit number, the gate fidelity in various quantum
computation platforms has been constantly improved in
the past twenty years [14]. By exploring the physics
of non-Abelian anyons in materials, theoretical studies
suggest that the error rate in topological quantum com-
putation could be much lower than in conventional ap-
proaches [15]. The development of technologies that pro-
vide lower physical error rates will reduce the encoding
cost in the fault-tolerant quantum computation. In this
paper, we study the quantum error correction in the deep
sub-threshold regime, i.e. in which the error rate is much
lower than the threshold such that the fault-tolerant-level
logical error rate can be achieved with encoding in only
a few qubits.
In this paper, we estimate the physical error rate re-
quired for achieving the fault-tolerant-level logical error
rate using few-qubit codes. We consider the surface codes
with small code distances and the Steane code for depo-
larising errors, and the Steane code and short repetition
codes for biased Pauli-error channels. Usually, the error
correction is more efficient for biased errors compared
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2with depolarising errors [16–20]. For biased channels,
we focus on two cases: one or three of 15 Pauli-error
channels are dominant. For the 1-channel case, we find
an error-correction circuit for each of the 15 Pauli-error
channels, such that the dominant errors result in only
one species of errors, e.g. measurement errors. The cor-
rection of one species of errors is more efficient than gen-
eral errors. Efficient circuits for the 3-error case are also
identified. Using these circuits in the repetition code, the
fault-tolerant-level logical error rate can be achieved with
a relatively high physical error rate, but error channels
need to be extremely biased. The Steane code can cor-
rect general errors. We find that error correction circuits
of the Steane code are also efficient for correcting specific
one-channel errors. The numerical results show that the
physical error rate required by the Steane code is hun-
dreds of times higher when the bias is of a ratio 10−2
than the rate when errors are depolarising. All results
are summarised and shown in Fig. 1.
This paper is organised as follows. In Sec. II, the Pauli
error model is introduced. In Sec. III, we discuss cir-
cuits that are efficient for different biased error models.
In Sec. IV, the definition of logical error rate used in
this paper is given. The error correction for the depo-
larising error model using small surface codes and the
Steane code is discussed in Sec. V. The error correction
for 1-channel dominant models and 3-channel dominant
models are discussed in Secs. VI and VII. A summary of
results is given in Sec. VIII.
II. ERROR MODEL
In this paper, we focus on the deep sub-threshold
regime, in which physical error rates are much lower
than the threshold. In all the computation operations,
we are interested in the case that the error rate of two-
qubit gates is much higher than single-qubit operations,
i.e. state preparation, preparation and single-qubit gates.
If errors caused by single-qubit gates are negligible, we
can use the Pauli twirling [21–24] to convert errors in two-
qubit Clifford gates, e.g. controlled-NOT and controlled-
phase gates, into Pauli errors. Therefore, we model er-
rors as follows: Single-qubit operations are all error-free;
we only use the controlled-NOT gate in the quantum er-
ror correction, and the controlled-NOT gate with error is
modeled as an error-free gate followed by the erroneous
operation
N =
∑
σc,σt
Pσc,σt [σc ⊗ σt], (1)
where σ = I,X, Y, Z are Pauli operators, c and t respec-
tively denote the control and target qubits, Pσc,σt is the
rate of the Pauli channel [σc⊗σt], and
∑
σc,σt
Pσc,σt = 1.
Here, [U ](•) = U • U†. Except the channel [Ic ⊗ It],
the other 15 channels cause Pauli errors. PIc,It is the
gate fidelity, and 1 − PIc,It is the total error rate. For
1
2
n
|0〉
|0〉
Control
Target H
HM
Z
Z
HZ
Z
M
Z
Z
(a) (b)
H H
FIG. 2. (a) Controlled-NOT gate realised using two-qubit
parity checks. MZZ is the projective measurement of Z ⊗ Z.
The double lines denote feedback gates. (b) A parity-check
circuit for measuring Z ⊗ Z ⊗ · · · ⊗ Z of n qubits based on
controlled-NOT gates.
the depolarising error, 15 Pauli errors are uniformly dis-
tributed, i.e. rates of all Pauli errors are the same, and
Pσc,σt = (1 − PIc,It)/15, where σc ⊗ σt 6= Ic ⊗ It. For
the extremely biased error, we consider two cases. In
the 1-channel case, only one of 15 Pauli error channels is
dominant. In the 3-channel case, three of 15 Pauli error
channels are dominant.
III. PARITY-CHECK CIRCUITS
In the quantum error correction of a stabiliser code, er-
rors are detected by measuring a set of generators of the
stabiliser group, which is a subset of Pauli operators. For
example, in the Steane code, the stabiliser generators are
four qubit Pauli operators in the form X⊗X⊗X⊗X and
Z⊗Z⊗Z⊗Z. To implement the fault-tolerant quantum
computation using a stabiliser code, we must find proper
parity-check circuits for measuring these stabiliser gen-
erators [25]: Errors generated in the circuits must be de-
tectable and correctable by the measurement outcomes,
and these errors must be prevented from spreading in the
circuit, which could transform a single-qubit error into
a two-qubit error. The measurement of a generator also
needs to be a projective measurement, i.e. if the measure-
ment outcome of the generator g is µ = ±1, the state ρ is
transformed to [(1 + µg)/2]ρ up to a normalisation fac-
tor. We note that when the circuit is implemented with
errors, the measurement is not always exactly projective.
In this section, we propose parity-check circuits tack-
ling biased error channels, i.e. the 1-channel and 3-
channel cases. We consider the measurement of two op-
erators Z ⊗ Z and Z ⊗ Z ⊗ Z ⊗ Z. The measurement
of other two-qubit and four-qubit Pauli operators can be
obtained by modifying circuits for measuring Z ⊗ Z and
Z⊗Z⊗Z⊗Z, by inserting single-qubit Clifford gates be-
fore and after the measurement to adapt the Pauli basis.
With an ancillary qubit, we can implement a controlled-
NOT gate using two projective measurements of Z ⊗ Z
and single-qubit operators [see Fig. 2(a)]. Therefore, re-
placing the controlled-NOT gate with the Z⊗Z measure-
ment, the Z⊗Z measurement and single-qubit operations
form a universal gate set for the quantum computation.
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FIG. 3. The 1-channel efficient circuits for Xt, Zc and
Zc ⊗Xt. The dashed red square denotes the error that may
happen. Two errors connected by the wavy line always occur
simultaneously.
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FIG. 4. Modified controlled-NOT gates. All these six circuits
are equivalent to the original controlled-NOT gate if circuits
are error-free. Here, Rz = expi
pi
4 Z and Rx = expi
pi
4X .
Before explaining our construction, we introduce a uni-
versal way to construct a n-qubit parity-check circuit
(which may not be fault-tolerant), as shown in Fig. 2(b).
To measure g = Z⊗Z⊗ · · ·⊗Z of n qubits, an ancillary
qubit is initialised in the state |0〉, then a sequence of
controlled-NOT gates are performed on every data qubit
and the ancillary qubit. The ancillary qubit is measured
in the computational basis. If the outcome is |0〉, the out-
come of g is the eigenvalue µ = +1; and if the outcome
is |1〉, µ = −1.
Parity-check circuits constructed as in Fig. 2(b) are ro-
bust to Xt errors. Because the ancillary qubit is always
the target qubit in controlled-NOT gates, Xt errors com-
mute with all later gates and accumulate on the ancillary
Error Circuit
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FIG. 5. The 1-channel efficient circuits for Zt and Zc ⊗ Zt.
The dashed red square denotes the error that may happen.
Two errors connected by the wavy line always occur simul-
taneously. Circuits for Xc, Yt, and Yc (Xc ⊗ Xt, Zc ⊗ Yt
and Yc ⊗Xt) can be obtained by replacing the original con-
trolled NOT gate in the circuit for Zt (Zc⊗Zt) with modified
controlled-NOT gates A, D, and E in Fig. 4, respectively.
qubit. These errors cause incorrect outcome of the parity
check. If the number of Xt errors that occur in the cir-
cuit is odd, the measurement outcome is flipped: When
the state of data qubits is projected into [(1 + µg)/2]ρ,
the outcome is −µ rather than the correct value µ. Xt
errors do not change the state of data qubits. There-
fore, under the condition that the probability of such a
measurement error is lower than 1/2, we can correct the
error by repeating the measurement and determine the
eventual outcome by the majority vote. Suppose that
the outcome is +1 in N+ measurements and −1 in N−
measurements, the eventual outcome is +1 if N+ > N−
and −1 if N− > N+.
A. Two-qubit parity-check circuits
We first consider the 1-channel case, i.e. only one of
15 Pauli error channels in the controlled-NOT gate is
dominant. We construct two-qubit parity-check circuits
that are efficient in the error correction for each Pauli
error channel as follows. The 15 channels can be divided
in to four groups.
The first group includes three channels: Xt, Zc and
Zc⊗Xt. The corresponding circuits are shown in Fig. 3.
The circuit for Xt is constructed following the approach
in Fig. 2(b). As we have discussed, Xt errors can be
efficiently corrected by repeating the parity check. The
circuit for Zc is similar. By applying Hadamard gates
before and after the controlled-NOT gate, we can realise
a controlled-NOT gate with the control qubit and tar-
get qubit exchanged (See circuit-B in Fig. 4). With the
Hadamard gates, Zc errors are converted into Xt errors,
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FIG. 6. The 1-channel efficient circuits for Yc ⊗ Yt. The
dashed red square denotes the error that may happen. Two
errors connected by the wavy line always occur simultane-
ously. Circuits for Xc ⊗ Zt, Xc ⊗ Yt and Yc ⊗ Zt can be
obtained by using modified controlled-NOT gates B, C, and
D in Fig. 4, respectively.
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FIG. 7. The 3-channel efficient circuit for {Xc, Xt, Xc⊗Xt}.
The dashed red square denotes the error that may happen.
Two errors connected by the wavy line always occur simulta-
neously. Circuits for {Zc, Zt, Zc ⊗ Zt}, {Yc, Xt, Yc ⊗Xt} and
{Zc, Yt, Zc⊗Yt} can be obtained by using modified controlled-
NOT gates A, C, and F in Fig. 4, respectively.
therefore they can be efficiently corrected. For Zc ⊗Xt,
the circuit is the same as Xt. The Zc⊗Xt error causes the
measurement error and a phase-flip error on a data qubit.
If we repeat the parity check, the phase-flip error does
not change measurement outcomes. Therefore, we still
can efficiently correct the measurement error. Given the
eventual outcome, we can find out how many measure-
ment errors have happened, which is the smaller number
in N+ and N−. Because the measurement error and the
phase-flip error are associated, we can correct the phase-
flip error given the measurement error number. We apply
a Z gate on one of two data qubits if and only if the num-
ber is odd. We remark that phase-flip errors on two data
qubits are equivalent, because the state of data qubits
after the parity check is an eigenstate of Z ⊗ Z.
The second group includes four channels: Zt, Xc, Yt,
and Yc. The circuit for Zt has two ancillary qubits, which
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FIG. 8. Fault-tolerant parity check circuits of the Steane
code. The dashed red square denotes the error that may hap-
pen. Two or three errors connected by the wavy line always
occur simultaneously. (a) The circuit is efficient for the error
channel Zt. (b) The circuit is efficient for the error chan-
nel Zc ⊗ Zt. Circuits for Xc, Yt, and Yc (Xc ⊗ Xt, Zc ⊗ Yt
and Yc ⊗Xt) can be obtained by replacing the original con-
trolled NOT gate in the circuit for Zt (Zc⊗Zt) with modified
controlled-NOT gates A, D, and E in Fig. 4, respectively.
are prepared in the Bell state 1√2 (|00〉 + |11〉) using a
Hadamard gate and a controlled-NOT gate, as shown
in Fig. 5(a). Two ancillary qubits are measured at the
end of the circuit. If the outcome of ancillary qubits
is |00〉 or |11〉, the outcome of the parity check is +1;
and if the outcome of ancillary qubits is |01〉 or |10〉, the
outcome of the parity check is −1. We can find that
the Zt error of the first controlled-NOT gate leads to a
measurement error, and Zt errors of other two controlled-
NOT gates do not have any effect on neither data qubits
nor the outcome. For Xc, Yt, and Yc errors, they can be
converted into Zt errors by applying appropriate single-
qubit gates before and after the controlled-NOT gate,
5according to circuits A, D, and E in Fig. 4, respectively.
The third group also includes four channels: Zc ⊗ Zt,
Xc ⊗Xt, Zc ⊗ Yt and Yc ⊗Xt. Similar to Zt, the circuit
for Zc⊗Zt also uses two ancillary qubits prepared in the
Bell state, however the readout strategy is different, as
shown in Fig. 5(b). When the circuit is error-free, the
outcome of the upper ancillary qubit is always |0〉, and
the outcome of the lower ancillary qubit indicates the
outcome of the parity check. If the outcome of the lower
ancillary qubit is |0〉, the outcome of the parity check is
+1; and if the outcome of the lower ancillary qubit is |1〉,
the outcome of the parity check is −1. We can find that
the Zc⊗Zt error of the first controlled-NOT gate causes
a pair of phase-flip errors on data qubits. Because the
state of data qubits after the parity check is an eigenstate
of Z ⊗ Z, such a pair of phase-flip errors is trivial. The
Zc ⊗ Zt error in the second controlled-NOT gate causes
a phase-flip error on a data qubit and a measurement
error on the upper ancillary qubit. It is similar for the
third controlled-NOT gate. Therefore, the upper ancil-
lary qubit can be used to detect errors. If the outcome
of the upper ancillary qubit is |1〉 rather than |0〉, there
must be a phase-flip error on one of two data qubits, then
we can correct it by applying a Z gate. We remark that
phase-flip errors on two data qubits are equivalent. The
fourth controlled-NOT gate leads to the measurement er-
ror on the lower ancillary qubit, i.e. measurement error
of the parity check. For Xc ⊗ Xt, Zc ⊗ Yt and Yc ⊗ Xt
errors, they can be converted into Zc ⊗ Zt errors by ap-
plying appropriate single-qubit gates before and after the
controlled-NOT gate, according to circuits A, D, and E
in Fig. 4, respectively.
The fourth group includes the last four channels:
Yc⊗Yt, Xc⊗Zt, Xc⊗Yt and Yc⊗Zt. For the other three
groups, dominant errors in controlled-NOT gates result
in measurement errors of the parity check, by using cor-
responding circuits. The fourth group is different, and we
cannot find such measurement-error circuits. For chan-
nels in the fourth group, we find circuits that dominant
errors in controlled-NOT gates result in bit-flip errors on
data qubits, which can be efficiently corrected using the
repetition code (see Sec. VI A). We introduce two cir-
cuits for Zc ⊗ Zt, which are similar to the circuit for Zt,
as shown in Fig. 6. In the circuit I, we can find that the
Zc ⊗ Zt error of the first controlled-NOT gate is trivial,
and errors of the other two controlled-NOT gates cause
the measurement error and a Y error on one of two data
qubits. Such correlated errors are equivalent to Y errors
occurring before the parity check. In the circuit II, we
can find that the Zc⊗Zt error of the first controlled-NOT
gate is still trivial, but errors of the other two controlled-
NOT gates only cause Y errors on data qubits, i.e. Y
errors occurring after the parity check. For Xc ⊗ Zt,
Xc ⊗ Yt and Yc ⊗ Zt errors, they can be converted into
Yc⊗Yt errors by applying appropriate single-qubit gates
before and after the controlled-NOT gate, according to
circuits B, C, and D in Fig. 4, respectively.
Now, we consider the 3-channel case, i.e. three of
15 Pauli error channels in the controlled-NOT gate are
dominant. The three channels are {Xc, Xt, Xc ⊗ Xt}.
The circuit for this set of three channels is the same
as the circuit for Xt, as shown in Fig. 7. The Xc er-
rors in controlled-NOT gates cause bit-flip errors on data
qubits, the Xt errors cause measurement errors, and
Xc ⊗ Xt errors cause correlated errors. These errors
can be efficiently corrected using the repetition code (see
Sec. VII). Similar three-error sets are {Zc, Zt, Zc ⊗ Zt},
{Yc, Xt, Yc ⊗Xt} and {Zc, Yt, Zc ⊗ Yt}, they can be con-
verted into {Xc, Xt, Xc ⊗ Xt} by applying appropriate
single-qubit gates before and after the controlled-NOT
gate, according to circuits A, C, and F in Fig. 4, respec-
tively.
B. Four-qubit parity-check circuits
Four-qubit parity checks are used in many quantum
error correction codes, e.g. the surface code and Steane
code. For the surface code, we can construct the par-
ity check circuit according to Fig. 2(b), then the error
correction is efficient if the Xt (or Zc, up to Hadamard
gates) channel is dominant in controlled-NOT-gate er-
rors. However, for the Steane code, because the code is
compact with a distance of 3, the circuit constructed ac-
cording to Fig. 2(b) is not fault-tolerant. In Fig. 8, we
show three fault-tolerant circuit of the Steane code, re-
ported in Refs. [27–29], respectively. Each of the circuits
is efficient for a category of 1-channel errors, as follows.
The circuit in Fig. 8(a) is formed by two parts. The
first part prepares a cat state. Errors in the cat state are
detected by the ancillary qubit on the bottom. If any
error is detected at this stage, the cat state is discarded,
and the state preparation restarts, which is repeated un-
til the cat state is successfully prepared. The second part
loads the parity of four data qubits onto the cat state.
Finally, four ancillary qubits are measured in the com-
putational basis, and the value of the parity is the eigen-
value of Z ⊗ Z ⊗ Z ⊗ Z of the four ancillary qubits. We
can find that Zt errors of the first four controlled-NOT
gates lead to measurement errors, and Zt errors of other
controlled-NOT gates are trivial. Therefore, this circuit
is efficient when Zt errors are dominant. It is similar
for Xc, Yt and Yc errors, which can be converted into Zt
errors by applying appropriate single-qubit gates before
and after the controlled-NOT gate, according to circuits
A, D, and E in Fig. 4, respectively.
The second circuit is similar to the first circuit but uses
a different readout strategy, see Fig. 8(b). Here, only the
outcome of the top ancillary qubit indicates the parity of
four data qubits. If the outcome of the top ancillary qubit
is |0〉 or |1〉, the parity is +1 or −1, respectively. Out-
comes of other three qubits are used for detecting errors.
When the circuit is error-free, outcomes of these three
qubits are always |0〉. For Zc ⊗Zt errors in the cat state
preparation and the last three controlled-NOT gates for
readout, we can find that they only lead to measurement
6errors on the top ancillary qubit. However, Zc ⊗ Zt er-
rors in the parity loading can cause correlated errors on
data qubits and the other three ancillary qubits. By mea-
suring the lower three ancillary qubits, these phase-flip
errors on data qubits can be corrected, and only mea-
surement errors of the parity are left. Therefore, this
circuit is efficient when Zc⊗Zt errors are dominant. It is
similar for Xc⊗Xt, Zc⊗Yt and Yc⊗Xt errors, which can
be converted into Zc⊗Zt errors by applying appropriate
single-qubit gates before and after the controlled-NOT
gate, according to circuits A, D, and E in Fig. 4, respec-
tively.
The third circuit is constructed using a different ap-
proach, which uses only two ancillary qubits, as shown
in Fig. 8(c). The outcome of the upper ancillary qubit
indicates the parity of four data qubits, and the lower
qubit is used to detect weight-2 errors. Both of the two
outcomes will be used in the later error correction. We
can find that Xt errors only lead to measurement errors
on the upper ancillary qubit, i.e. incorrect outcome of the
parity check. Therefore, this circuit is efficient when Xt
errors are dominant. It is similar for Zc errors, which can
be converted into Xt errors by applying Hadamard gates
before and after the controlled-NOT gate, according to
the circuit A in Fig. 4.
For other five 1-channel errors, we have not found effi-
cient fault-tolerant circuits.
IV. LOGICAL ERROR RATE
The logical error rate is the probability of errors occur-
ring on logical qubits. In the case of 1-channel errors in
the first three groups, we can use circuits in Figs. 3 and 5
to implement the two-qubit parity check. Using these
circuits, the dominant errors are measurement errors of
the parity check, which can be corrected by repeating
the parity check without using any error correction code.
With the error-corrected parity check, we can realise uni-
versal quantum computation. Therefore, in this scenario,
each physical qubit is a logical qubit, and we take the er-
ror rate of the error-corrected parity check as the logical
error rate.
In the case that an error correction code is used,we
repeatedly measure stabiliser generators using parity
checks, which are the fundamental operations of fault-
tolerant quantum computation. These stabiliser mea-
surements can correct errors generated by themselves and
preserve the logical information. To actively operate logi-
cal qubits, i.e. implement logical gates, we need to modify
the periodic stabiliser measurement circuit, e.g. inserting
transversal gates between two stabiliser cycles. These
modifications may introduce additional errors, which will
be corrected by subsequent stabiliser measurements. A
logical gate may contain several rounds of stabiliser mea-
surement, for example the surface code. Because of the
fundamental role of stabiliser measurements, we take the
rate of logical errors per round of stabiliser measurements
as the measure of performance.
V. ERROR CORRECTION FOR
DEPOLARISING ERRORS
When the 15 Pauli error channels have similar rates,
such as in the depolarizing error model, we need to use
quantum error correction codes, e.g. the surface code and
Steane code, to correct the errors. For the surface code,
the logical error rate per round of stabiliser measure-
ments is [9]
pL ' 0.1(100p)
d+1
2 , (2)
where p = 1 − PIc,It is the total error rate of each
controlled-NOT gate, and d is the code distance. As a
comparison to biased error channels, we plot the logical
error rate versus the physical error rate for the surface
code in Fig. 9(a).
The Steane code error correction using the circuit in
Fig. 8(a) are simulated numerically, and the logical error
rate is plotted in Fig. 11. The decoder will be discussed in
Sec. VI B. We fit the logical error rate using the formula
pL = (αp)2, (3)
where fitting parameter is found to be α = 17.0914 with
the standard deviation σα = 0.8915. The logical error
rate versus the physical error rate for the Steane code, ac-
cording to the fitting formula, is also plotted in Fig. 9(a).
We can find that the performance of the Steane code is
slightly better than the surface code with the distance
d = 3. However, it is not a fair comparison because only
two-qubit-gate errors are taken into account in our nu-
merical simulations.
VI. ERROR CORRECTION FOR BIASED
1-CHANNEL ERRORS
In the 1-channel case, if the error rate of minor errors
is on the fault-tolerant level even without using the er-
ror correction, we only need to correct dominant errors.
In this case, we can use the two-qubit parity check as
the building block. For the first three groups of error
channels (see Sec. III A), the error can be corrected by
repeating the parity check itself, and the error correction
encoding is not needed. For the fourth group, dominant
errors result in bit-flip errors, but the parity projection
has a reliable measurement outcome. Then, we can use
the parity projection to implement the classical repeti-
tion code to correct the bit-flip errors. If minor errors
are not negligible, we can use a quantum error correction
code, the Steane code, to correct minor errors, and we
use the parity check circuit that is efficient for correct-
ing the dominant error in the error correction. In this
section, we discuss all these situations.
7(a) Depolarising error, surface codes and Steane code
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(b) 1-channel error, parity check repetition
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FIG. 9. The logical error rate versus the physical error. In (b) and (d), the logical error rate is obtained by optimising the
code distance d. For the parity check repetition, d = 3, 5, . . . , 21; for the repetition code, d = 4, 6, . . . , 22. η = /p is the bias
ratio.
A. Repetition code
For the first three groups of error channels (see
Sec. III A), the dominant error only results in the incor-
rect outcome of the parity check, which can be corrected
by repeating the parity check. If the parity check is re-
peated d times, the eventual measurement outcome is
correct if the number of measurement errors is not larger
than b(d− 1)/2c. Therefore, the logical error rate of the
parity check is
pL '
d∑
n=b(d−1)/2c+1
(
d
n
)
(Ap)n(1−Ap)d−n + dB 14 , (4)
where p is the error rate of the dominant error in one
controlled-NOT gate, and  is the error rate of minor
errors, i.e. the error rate of each minor error is /14.
Here, A is the number of dominant error channels that
can cause the measurement error, and B is the number
of minor error channels that cause errors on two data
qubits. For example, for the Xt error (see Fig. 3), the
Xt errors in both of two controlled-NOT gates result in
the measurement error, therefore A = 2. In the total 28
minor error channels, 24 of them can cause errors on data
qubits, two of them cause the measurement error (which
are neglected compared with dominant error channels),
and two of them are trivial, therefore B = 24. To ob-
tain Eq. (4), we have assumed that p  1 and   p.
The logical error rate for the Xt-dominant error model is
plotted in Fig. 9(b). It is similar for the other ten error
channels in the first three groups.
For the fourth group, the dominant error results in Y
errors on data qubits but does not affect the outcome of
the parity projection. Using the repetition code, we can
correct these Y errors. In the repetition code of distance
d, two logical states are |0L〉 = |0〉⊗d and |1L〉 = |1〉⊗d,
8(b) Error correction circuit of the repetition code, 3-channel errors
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FIG. 10. (a) The repetition code error correction in the
1-channel case. The dominant error only causes Y errors on
data qubits. (b) The repetition code error correction in the
3-channel case. The dominant errors causes X errors on data
qubits and measurement errors. (c) The error correction lat-
tice for the 3-channel repetition code error correction.
and stabiliser generators are I⊗i−1⊗Zi⊗Zi+1⊗ Id−i−1,
where Zi is the Pauli operator on the i-th qubit. The
circuit for measuring stabiliser generators are shown in
Fig. 10. Each full round of parity checks is formed by
two layers of parity checks. For the first layer, we use the
circuit-I in Fig. 6 such that Y errors are effectively placed
before the parity checks; for the second layer, we use the
circuit-II in Fig. 6 such that Y errors are placed after
the parity checks. In this way, all Y errors only appear
between two full rounds of parity checks. Then, we can
compare outcomes of the two full rounds and correct Y
errors. The Y errors can be successfully corrected if their
number is not larger than b(d−1)/2c. We note that other
errors on data qubits and measurement errors cannot be
corrected. The logical error rate can be expressed as
in Eq. (4), where A is the number of dominant error
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FIG. 11. Fitting (lines) to numerical-simulation data (scat-
ters) for the Steane code.
channels that cause the Y error on a data qubit, and B
is the number of minor error channels that cause other
errors.
B. Steane code
For the Steane code, we take the parity-check circuit
in Fig. 8(a) as an example, which can efficiently correct
Zt errors in the one-channel case. It is similar for other
circuits in Fig. 8. In terms of the error correction de-
coder, we use a message-passing scheme that maximises
the chance of successfully correcting errors [30, 31]. Be-
fore each round of parity checks, there is an input list
of all possible error configurations and their probabili-
ties. After the parity checks, the list is updated, because
new errors are introduced by the parity-check operations.
With the measurement outcomes of party checks, the
probabilities in the list are updated again: only error
configurations resulting in the outcome pattern survive,
their probabilities are renormalised, and probabilities of
all other error configurations are set to zero. In this way,
we obtain the posterior distribution. With the posterior
distribution, the correction operation is performed ac-
cording to the most likely error configuration. Then, we
need to update the list once more to take into account the
effect of correction operations. The output list is used as
the input list for the next round.
We compute the logical error rates of the Steane
code using Monte Carlo simulations, and plot the re-
sults in Fig. 11. In the simulations, we take /p =
0.003, 0.01, 0.03. Then, we fit the logical error rates using
the formula
pL = (β)2, (5)
where fitting parameter is found to be β = 3.7815
with the standard deviation σβ = 0.0985. Using the
9Physical error rate
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fitting formula, we compute the logical error rates for
/p = 0.001, 0.01, 0.1, which are plotted in Fig. 9(c). We
can find that, using the Steane code, a much higher 
is tolerable compared with the repetition code. This is
because the Steane code can correct general errors up to
the code distance of 3.
VII. ERROR CORRECTION FOR BIASED
3-CHANNEL ERRORS
In the 3-channel case, see the circuit in Fig. 7, the two-
qubit parity check may cause both qubit errors and mea-
surement error. To correct these errors, we need to use
the repetition code, similar to the fourth group of error
channels in the 1-channel case. As shown in Fig. 10(b),
we use the circuit in Fig. 7 in both two layers of parity
checks in a full round. Measurement errors are corrected
in a way similar to the surface code [2, 32]. We use a
two-dimensional error-correction lattice to represent er-
rors, on which the vertical edges represent measurement
errors. Errors are identified using the minimum-weight
perfect matching algorithm [33]. The logical error rates
are computed using numerical simulations assuming the
three dominant errors have the same error rate p/3, and
the rate of other errors is zero. The results are shown in
Fig. 12. We fit the logical error rates using the formula
pL = p0(p/pth)d/2+δ, (6)
where fitting parameters are found to be p0 = 0.7335,
pth = 0.0668 and δ = 0.9743 with the standard devi-
ations σp0 = 0.0856, σpth = 0.0005 and σp0 = 0.0521,
respectively. Here, pth is the threshold of the code.
Similar to the repetition code in the 1-channel case,
when the error rate of minor errors is nonzero, the logical
error rate is
pL ' p0(p/pth)d/2+δ + dB 12 , (7)
where  is the error rate of minor errors, i.e. the error
rate of each minor error is /12. In the two controlled-
NOT gates in Fig. 7, there are 6 dominant error channels
and 24 minor error channels. In minor error channels, 16
of them can cause phase-flip errors on data qubits, 6 of
them only cause bit-flip and measurement errors (which
are neglected compared with dominant error channels),
and 2 of them are trivial. Therefore, B = 16. The logical
error rate for the 3-channel case is plotted in Fig. 9(d).
VIII. SUMMARY
Our results are summarised in Fig. 1. When the error
model is extremely biased, i.e. the bias ratio η = /p =
10−12, the error correction using the repetition code with
a code distance smaller than 22 is efficient even when
the physical error rate is as high as 10−3. In this case,
the difference between 1-channel and 3-channel cases is
not significant. Using the Steane code, to achieve the
logical error rate of 10−15, we need the physical error
rate about 10−6 in the 1-channel case with the bias ratio
10−2, or physical error rate about 10−9 for depolarising
errors. If a larger code, such as the surface code with
the distance d = 7, is allowed, the fault-tolerant quan-
tum computation can be realised at the physical error
rate 10−6 even for depolarising errors. We can find that
the biased error model can significantly reduce the de-
manding requirement for achieving fault-tolerance, which
is similar to the case of the Majorana fermion quantum
computation [34]. To realise the fault-tolerant quantum
computation in the deep sub-threshold regime, we may
need to either at least reduce the physical error rate to
the level of 10−6 or developing physical systems with a
highly biased error model.
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